Micro-cracking in MLCCs occurs when mechanical, thermal, or electrical stresses exceed the local strength of the ceramic dielectric, resulting in microscopic fractures that may compromise capacitance or cause failure over time. These cracks are often not visible to the naked eye but can propagate under continued stress.

## 1. Causes During Board Assembly

* PCB Flexing: Bending or warping of the PCB during handling, pick-and-place, or reflow can induce mechanical stress in MLCCs, particularly small packages (01005–0402).
* Solder Joint Stress: Uneven solder paste deposition, excessive solder fillet height, or mismatch in pad size can concentrate stress at capacitor terminations.
* Reflow Thermal Stress: Rapid heating and cooling during solder reflow create thermal expansion mismatches between the ceramic body, electrodes, and PCB pads, leading to micro-cracks.
* Component Placement Pressure: Excessive force from pick-and-place machines can apply localized pressure to the MLCC body, especially on thin or fragile dielectrics.

## 2. Causes During Operation

* Mechanical Shock or Vibration: Automotive or portable electronics are exposed to vibration, shocks, or drops, which can stress the brittle ceramic layers.
* Thermal Cycling: Repeated heating and cooling, e.g., from power cycling or ambient temperature changes, generates cyclic strain due to the mismatch in coefficient of thermal expansion (CTE) between MLCC layers, solder, and PCB.
* Overvoltage or Electrical Stress: Applying voltage beyond rated limits can create localized dielectric breakdown, resulting in micro-cracks, particularly in high-permittivity Class II dielectrics.
* Board Flex in Use: Thin or flexible PCBs in mobile devices, laptops, or wearable electronics can flex during normal use, transferring mechanical stress to MLCCs.

## 3. Factors That Increase Susceptibility

* Package Size: Smaller MLCCs have thinner ceramic layers but may experience higher stress concentration in solder joints; larger MLCCs may be more brittle due to thicker layers.
* Dielectric Type: Class II (X7R, Y5V) ceramics are more brittle and prone to cracking than Class I (C0G/NP0) dielectrics.
* High Capacitance: High-capacitance MLCCs require more ceramic layers, increasing internal stress under flex or thermal cycling.
* Pad and Solder Geometry: Long pads, excessive solder, or uneven paste deposition can concentrate stress at edges or terminations.

## 4. Consequences

* Capacitance Drift: Micro-cracks can reduce effective capacitance or increase ESR.
* Leakage Paths: Cracks may allow moisture or conductive contamination to penetrate, increasing leakage current.
* Eventual Failure: Under repeated stress, micro-cracks can propagate, leading to open circuits or dielectric breakdown.

## 5. Mitigation Strategies

* Design: Optimize pad size and layout, avoid placing MLCCs over flex zones or PCB cutouts, and orient components to minimize bending stress.
* Material Selection: Use Class I dielectrics for critical circuits or high-reliability applications.
* Assembly Control: Minimize PCB flex during placement, use proper reflow profiles, and control solder paste volume.
* Mechanical Support: Employ stiffeners, encapsulation, or potting to reduce flex stress in boards subject to vibration or bending.

Micro-cracking in MLCCs is primarily caused by mechanical and thermal stress during assembly or operational flex, exacerbated by brittle ceramics, high capacitance, and inadequate PCB design or assembly control. Proper material selection, PCB layout, and assembly process management are critical to preventing these micro-fractures.


icDirectory Limited | https://www.icdirectory.com/a/blog/what-causes-micro-cracking-in-mlccs-during-board-assembly-or-operation.html